{"title":"A Test Methodology to Measure the Open-Loop Voltage Gain of an Operational Amplifier","authors":"Maninder Kaur Gill, Alpana Agarwal","volume":122,"journal":"International Journal of Electrical and Computer Engineering","pagesStart":167,"pagesEnd":171,"ISSN":"1307-6892","URL":"https:\/\/publications.waset.org\/pdf\/10006326","abstract":"It is practically not feasible to measure the open-loop voltage gain of the operational amplifier in the open loop configuration. It is because the open-loop voltage gain of the operational amplifier is very large. In order to avoid the saturation of the output voltage, a very small input should be given to operational amplifier which is not possible to be measured practically by a digital multimeter. A test circuit for measurement of open loop voltage gain of an operational amplifier has been proposed and verified using simulation tools as well as by experimental methods on breadboard. The main advantage of this test circuit is that it is simple, fast, accurate, cost effective, and easy to handle even on a breadboard. The test circuit requires only the device under test (DUT) along with resistors. This circuit has been tested for measurement of open loop voltage gain for different operational amplifiers. The underlying goal is to design testable circuits for various analog devices that are simple to realize in VLSI systems, giving accurate results and without changing the characteristics of the original system. The DUTs used are LM741CN and UA741CP. For LM741CN, the simulated gain and experimentally measured gain (average) are calculated as 89.71 dB and 87.71 dB, respectively. For UA741CP, the simulated gain and experimentally measured gain (average) are calculated as 101.15 dB and 105.15 dB, respectively. These values are found to be close to the datasheet values.","references":"[1]\tW. M. C. Sansen, M. Steyaert, and P. J. V. Vandeloo, \u201cMeasurement of operational amplifier characteristics in the frequency domain,\u201d IEEE Trans. Instrum. Meas., vol. IM-34, pp. 59\u201364, Feb. 1985.\r\n[2]\tK. Higuchi and H. Shintani, \u201cNew measurement methods of dominant pole- type operational amplifier parameters,\u201d IEEE Trans. Ind. Electron., vol. IE-34, pp. 357\u2013365, June 1987.\r\n[3]\tS. S. Awad, \u201cA simple method to estimate the ratio of the second pole to the gain-bandwidth product of matched operational amplifiers,\u201d IEEE Trans. Instrum. Meas., vol. 39, pp. 429\u2013432, Apr. 1990.\r\n[4]\tS. Natarajan, \u201cA simple method to estimate gain-bandwidth product and the second pole of the operational amplifiers,\u201d IEEE Trans. Instrum. Meas., vol. 40, pp. 43\u201345, Feb. 1991.\r\n[5]\tS. Porta and A. Carlosena, \u201cOn the experimental methods to characterize the opamp response: A critical view,\u201d IEEE Trans. Instrum. Meas., vol. 43, pp. 245\u2013249, Apr. 1996.\r\n[6]\tG. Di Cataldo. G. Paltnisano. G. Palumbo and S. Pennisi, \u201cHigh-speed voltage buffers for the experimental characterization of CMOS transconductance operational amplifiers\u201d, IEEE Trans. Instrum. and Meas. vol.48, no. l, pp. 31-33, 1999.\r\n[7]\tR. Pintelon and J. Schoukens, \"Measurement and modeling of linear systems in the presence of non-linear distortions,\" Mechanical System and SignaI Processing, vol. 16. no.5.p~. 785-801,2002.\r\n[8]\tR. Pintelon, J. Schoukens, W. Van Moer and Y. Rolain, \"Identification of linear systems in the presence of nonlinear distortions:' IEEE Trans. Instrum. and Meas., vol. 50. no. 4, pp. 855-863.2001.\r\n[9]\tG. Giustolisi and G. Palumbo, \u201cAn approach to test open-loop parameters of feedback amplifiers,\u201d IEEE Trans. Circuits Syst. I, vol. 49, pp. 70\u201375, Jan. 2002.\r\n[10]\tR. Pall\u00e1s-Areny and J. G.Webster, \u201cCommon mode rejection ratio in differential amplifiers,\u201d IEEE Trans. Instrum. Meas., vol. 40, pp. 669\u2013676, June 1991.\r\n[11]\tM. E. Brinson and D. J. Faulkner, \u201cNew approaches to measurement of operational amplifier common-mode rejection ratio in the frequency domain,\u201d Proc. Inst. Elect. Eng. Circuits Devices Syst., vol. 142, no. 4, pp. 247\u2013253, 1995.\r\n[12]\tG. Giustolisi, G. Palmisano, and G. Palumbo, \u201cCMRR frequency response of CMOS operational transconductance amplifiers,\u201d IEEE Trans. Instrum. Meas., vol. 49, pp. 137\u2013143, Feb. 2000.\r\n[13]\tM. S. J. Steyaert and W. M. C. Sansen, \u201cPower supply rejection ratio in operational transconductance amplifiers,\u201d IEEE Trans. Circuits Syst., vol. 37, pp. 1077\u20131084, Oct. 1990.\r\n[14]\tM. E. Brinson and D. J. Faulkner, \u201cMeasurement and modeling of operational amplifier power supply rejection,\u201d Int. J. Electron., vol. 78, no.4, pp. 667\u2013678, 1995.\r\n[15]\tPintelon R., Vandersteen G., Ludwig De Locht, Rolain Y, Schoukens J., \"Experimental characterization of operational amplifiers: a system identification Approach-part I&II: theory and simulations\u201d, Instrumentation and Measurement, IEEE Transactions on, on page(s): 854 - 876 Volume: 53, Issue: 3, June 2004.\r\n[16]\tJames M Bryant, \u201cSimple Op Amp Measurements\u201d, Analog Dialogue, Vol. 45- April 2011.\r\n[17]\tPintelon, R. Vandersteen, G. Rolain, Y. \"Experimental characterization of operational amplifiers: A system identification approach\", Instrumentation and Measurement Technology Conference, 2003. IMTC '03. Proceedings of the 20th IEEE, On page(s): 362 - 367 Volume: 1, 20-22 May 2003.","publisher":"World Academy of Science, Engineering and Technology","index":"Open Science Index 122, 2017"}